In a CMOS inverter operating at a dc supply voltage V dd , the nMOSFET subjects to a gate voltage V g = 0 V and drain voltage V d = V dd during the OFF-state period, and to V g = V dd and V d = 0V during the ON-state period. Because the inverter is operated in the dynamic condition alternating between the OFF and ON-states, the dynamic stress degradation should be investigated carefully. To date, previous studies for the dynamic stress of nMOSFETs focused on the degradations which can be induced by drain avalanche hot carrier (DAHC) or channel hot carrier (CHC) during short rising/falling time 1,2) . For scaled nMOSFET, it has been reported that the OFF-state drain current I off flowing from source to drain by drain induced barrier lowering (DIBL) can induce impact ionization and cause the OFF-state hot carrier degradation 3) . However, the effect of OFF-state degradation under the dynamic stress has not been discussed yet. This work focuses on the impact of OFF-state degradation under the dynamic condition on the reliability of nanoscale nMOSFETs at high temperature T. First, shifts of threshold voltage V th by the dynamic and various static stresses at high T were compared. Second, T dependency of degradations by the dynamic and OFF-state stresses was examined. Then, the behaviors of V th and I off when switching from the OFF-to ON-state were described to explain the detailed degradation mechanism of the dynamic stress. Our new observations indicate that the OFF-state degradation can influence significantly the reliability of scaled CMOS inverter circuits.
Introduction
In a CMOS inverter operating at a dc supply voltage V dd , the nMOSFET subjects to a gate voltage V g = 0 V and drain voltage V d = V dd during the OFF-state period, and to V g = V dd and V d = 0V during the ON-state period. Because the inverter is operated in the dynamic condition alternating between the OFF and ON-states, the dynamic stress degradation should be investigated carefully. To date, previous studies for the dynamic stress of nMOSFETs focused on the degradations which can be induced by drain avalanche hot carrier (DAHC) or channel hot carrier (CHC) during short rising/falling time 1, 2) . For scaled nMOSFET, it has been reported that the OFF-state drain current I off flowing from source to drain by drain induced barrier lowering (DIBL) can induce impact ionization and cause the OFF-state hot carrier degradation 3) . However, the effect of OFF-state degradation under the dynamic stress has not been discussed yet. This work focuses on the impact of OFF-state degradation under the dynamic condition on the reliability of nanoscale nMOSFETs at high temperature T. First, shifts of threshold voltage V th by the dynamic and various static stresses at high T were compared. Second, T dependency of degradations by the dynamic and OFF-state stresses was examined. Then, the behaviors of V th and I off when switching from the OFF-to ON-state were described to explain the detailed degradation mechanism of the dynamic stress. Our new observations indicate that the OFF-state degradation can influence significantly the reliability of scaled CMOS inverter circuits.
Devices and Experiments
The devices for the experiment were n + poly gate nMOSFETs with gate length and width of 0.078 um and 10 um, respectively. The gate oxide thickness (2.2 nm) was fabricated using decoupled plasma nitridation (DPN). The various stress modes under the dynamic condition in an inverter are shown in Fig. 1 (ON-state, CHC/DAHC during short rising/falling time, and OFF-state). A dynamic stress with frequency f of 100 kHz (duty cycle of 50%) and static stresses at V dd = 2.8 V was applied to the nMOSFETs at temperatures T = 125 °C, while the source and substrate were grounded. The V th was defined as the V g which resulted in I d = 2 uA / um.
Results and Discussion
The shifts of V th by the various stress modes were measured at T = 125 °C, as shown in Fig. 2 . The worst-case degradation of ΔV th was observed in the dynamic stress. The ΔV th was not changed by the CHC and ON-state stresses, but it was increased by the OFF-state stress. This implies that the OFF-state degradation is related to that of the dynamic stress although it was much lower than that of the dynamic stress (The ΔV th for 3000s of OFF-state stress was ~74% lower than that of the dynamic stress). To understand the degradation characteristics of dynamic stress, the devices with different gate length L g 's were subjected to the dynamic stress for 3000s, as shown in Fig. 3 . The dynamic stress shifted ΔV th slightly for the long channel devices but significantly for the short channel ones. The inset of Fig. 3 shows the shift of I d -V g curves before and after the dynamic stress for L g = 0.078 um. The dynamic stress increased the sub-threshold slope SS ≡ ∂V g /∂(logI d ) and decreased the sub-threshold current I sub-vt , meaning that the interface trap N it and negative oxide charge Q ox were generated. These behaviors appear to be similar to the typical hot carrier degradation 4) . Fig. 4 shows the temperature dependency of dynamic stress. At a given stress time, the ΔV th at T = 75 °C was lower than that at T = 25 °C, which is similar to the trend of typical DAHC degradation 4) . In contrast, the ΔV th at T = 25 or 75 °C was lower than that at T = 125 °C. This behavior agrees with that of the OFF-state degradation, as shown in the inset of Fig. 4 . The experimental results shown in Fig. 2-4 indicate that the OFF-state hot carrier degradation is the main cause of the dynamic stress degradation at T = 125 °C, which can be explained from the increase in DIBL-induced I off because the intrinsic carrier density n i exponentially increases with the T. To further investigate the degradation mechanism of the dynamic stress at high T, the ΔV th and ΔI off (measured at V g = 0 V, V d = 2 V) versus the stress time alternating between the OFF and ON-states were measured at T = 125 °C, as shown in Fig. 5 . The OFF-state stress increased ΔV th slowly, but it also increased ΔI off despite the increase in ΔV th . This indicates that the N it and positive Q ox are generated due to the OFF-state stress, which the predominance of N it explains the increase in V th . The subsequent ON-state increased ΔV th abruptly and decreased ΔI off significantly. This behavior originated from the OFF-state stress because the ON-state stress did not shift ΔV th (see Fig. 2 ). An increase in V th is possible when the N it or negative Q ox are generated. The behavior of N it was monitored by the shift of DCIV current I DCIV 5) . In Fig. 6 , the ΔI DCIV was increased by the OFF-state stress, but it was not changed by the ON-state, indicating that the N it is not the source of the subsequent ON-state degradation. This result is consistent with the behavior of ΔSS in the inset of Fig. 6 . Accordingly, the observed shifts of ΔV th and ΔI off are mainly attributed to the negative Q ox . The bias condition for ON-state allows electron injection into the gate oxide. Therefore, it is obvious that the hot holes increased by high T during the OFF-state generates neutral electron traps by breaking Si-O bond close to the Si interface 6) and the subsequent ON-state fills the electron traps, which caused the abrupt shifts of ΔV th and ΔI off . In addition, the positive Q ox generated by the OFF-state stress can act as an electron trap during the ON-state because it can be neutralized by the electron injection, which caused the slow shifts of ΔV th and ΔI off . When the second OFF-stress was applied, the electron traps near the Si interface returned to the unoccupied state at the initial, which resulted in the abrupt decrease in ΔV th and increase in ΔI off . The electron traps located far from the interface might have not returned to the original state. This made ΔV th and ΔI off at the initial period of second OFF-state not equal to those at 3000s. From these experimental results, we can conclude that three defects (N it , positive Q ox , and neutral electron trap) are generated during the OFF-state, and their effects during the ON-state are the main cause of the dynamic stress degradation at high T. This new observations indicate that the OFF-state degradation should be taken seriously when evaluating reliability of scaled CMOS inverter circuits.
Conclusions
The impact of the dynamic condition of a CMOS inverter on reliability of nanoscale nMOSFET at high T was investigated. Significant dynamic stress degradation was observed at high T. The experimental results indicate that three types of defects are generated during the OFF-state period and they are filled by the electron injection during the ON-state period, thus resulting in the significant device degradation. Our results suggest that the OFF-state degradation should be taken seriously when evaluating reliability of scaled CMOS inverter circuits. 
